the Application of: Taketo WATANABE et al.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Group Art Unit: 2814

Examiner: Hoai V. Pham

Serial No.: 10/633,538 Filed: August 5, 2003

Confirmation No.: 6451

For: SEMICONDUCTOR DEVICE, MANUFACTURING METHOD THEREOF,

AND CMOS INTEGRATED CIRCUIT DEVICE

Attorney Docket No.: 030927 Customer Number: 38834

RESPONSE TO RESTRICTION REQUIREMENT

Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

August 9, 2004

Sir:

This paper is submitted in response to the Official Action dated July 9, 2004.

In the Action, restriction is required between Group (I), Claims 1-15 and 20; and Group (II), Claims 16-19.

Applicants hereby elect the subject matter of Group (I), Claims 1-15 and 20 for prosecution in this application. This election is made without traverse, and it is understood that Applicant's rights to the filing of a divisional application directed to the non-elected subject matter under 35 U.S.C. §120 and 35 U.S.C. §121 are retained.

Response to Restriction Requirement Attorney Docket No. 030927 Serial No. 10/633,538

If this paper is not timely filed, Applicants respectfully petition for an appropriate extension of time. The fees for such an extension or any other fees that may be due with respect to this paper may be charged to Deposit Account No. 50-2866.

Respectfully submitted,

WESTERMAN, HATTORI, DANJELS & ADRIAN, LLP

Stephen G. Adtian

Attorney for Applicants Registration No. 32,878

SGA/arf 1250 Connecticut Avenue, NW Suite 700 Washington, D.C. 20036 (202) 822-1100